Grayscale Closing

Morphological closing of grayscale pixel data

Library:
Vision HDL Toolbox / Morphological Operations

Description

The Grayscale Closing block performs morphological dilation followed by morphological erosion by using the same neighborhood for both calculations. The block operates on a stream of pixel intensity values. You can specify a neighborhood or structuring element of up to 32-by-32 pixels.

For line, square, or rectangle structuring elements more than 8 pixels wide, the block uses the Van Herk algorithm to find the maximum and minimum pixel values. For structuring elements less than 8 pixels wide, or that contain zero elements, the block implements a pipelined comparison tree to find the maximum and minimum pixel values.

Ports

This block uses a streaming pixel interface with a pixelcontrol bus for frame control signals. This interface enables the block to operate independently of image size and format. All Vision HDL Toolbox™ blocks use the same streaming interface. The block accepts and returns a scalar pixel value and a bus that contains five control signals. The control signals indicate the validity of each pixel and its location in the frame. To convert a frame (pixel matrix) into a serial pixel stream and control signals, use the Frame To Pixels block. For a full description of the interface, see Streaming Pixel Interface.

Input

expand all

`pixel` — Single image pixel
scalar

Single image pixel in a pixel stream, specified as a scalar that represents grayscale intensity.

double and single data types are supported for simulation, but not for HDL code generation.

`ctrl` — Control signals associated with pixel stream
`pixelcontrol` bus

Specify a pixelcontrol bus that contains five signals. The signals describe the validity of the pixel and its location in the frame. For more information, see Pixel Control Bus.

Data Types: bus

Output

expand all

`pixel` — Single output pixel
scalar

Single output pixel transformed by a morphological operation, returned as a scalar value.

The data type of this output pixel is the same as the data type of the input pixel.

`ctrl` — Control signals associated with pixel stream
`pixelcontrol` bus

Control signals associated with the pixel stream, returned as a pixelcontrol bus that contains five signals. The signals describe the validity of the pixel and its location in the frame. For more information, see Pixel Control Bus.

Data Types: bus

Parameters

expand all

`Neighborhood` — Pixel neighborhood
`ones(9,9)` (default) | vector or matrix of `1`s and `0`s

Pixel neighborhood, specified as a vector or matrix of 1s and 0s.

The block supports flat neighborhoods of up to 32-by-32 pixels. To use a structuring element, specify the Neighborhood as getnhood (Image Processing Toolbox)(strel (Image Processing Toolbox)(shape)). The minimum neighborhood size is a 2-by-2 matrix, or a 2-by-1 column vector. If the neighborhood is a row vector, it must be at least 8 columns wide and contain no zeros.

`Line buffer size` — Size of line memory buffer
`2048` (default) | positive integer

Specify a power of two that accommodates the number of active pixels in a single horizontal line.

If you specify a value that is not a power of two, the block uses the next largest power of two. The block allocates (neighborhood lines – 1)-by-Line buffer size memory locations to store the pixels.

Algorithms

expand all

The closing algorithm is morphological dilation followed by morphological erosion. For the respective kernel architectures, see the Grayscale Dilation and Grayscale Erosion reference pages.

The block pads the image with zeros for the dilation operation and with ones for the erosion operation. For more information, see Edge Padding.

Latency

The total latency of the block is the line buffer latency plus the latency of the kernel calculation. The line buffer latency includes edge padding. Morphological closing is a compound operation, so this block contains a second line buffer between the dilation kernel and the erosion kernel. To determine the exact latency for any configuration of the block, monitor the number of time steps between the input control signals and the output control signals.

The latency of a Van Herk kernel for a neighborhood of m-by-n pixels is 2m + log₂(n). The block implements this kernel for line, square, or rectangle structuring elements more than 8 pixels wide, with no pixels set to zero.

The latency of a comparison tree kernel for a neighborhood of m-by-n pixels is log₂(m)+log₂(n).

Note

When you use edge padding, use a horizontal blanking interval greater than twice the kernel width. This interval lets the block finish processing one line before it starts processing the next one, including adding padding pixels before and after the active pixels in the line. Standard streaming video formats use a horizontal blanking interval of about 25% of the frame width. This interval is much larger than the filters applied to each frame. When you disable edge padding, the horizontal blanking interval must be at least 12 cycles and is independent of the kernel size. If you are using a custom video format, set the horizontal blanking interval by using the Frame To Pixels block parameters. The horizontal blanking interval is equal to Total pixels per line – Active pixels per line or, equivalently, Front porch + Back porch. For more information, see Configure Blanking Intervals.

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

This block supports C/C++ code generation for Simulink^® accelerator and rapid accelerator modes and for DPI component generation.

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

HDL Coder™ provides additional configuration options that affect HDL implementation and synthesized logic.

HDL Architecture

This block has a single, default HDL architecture.

HDL Block Properties

ConstrainedOutputPipeline	Number of registers to place at the outputs by moving existing delays within your design. Distributed pipelining does not redistribute these registers. The default is `0`. For more details, see ConstrainedOutputPipeline (HDL Coder).
InputPipeline	Number of input pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is `0`. For more details, see InputPipeline (HDL Coder).
OutputPipeline	Number of output pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is `0`. For more details, see OutputPipeline (HDL Coder).

Restrictions

You cannot generate HDL code for this block if it is inside a Resettable Synchronous Subsystem (HDL Coder).

Documentation

Grayscale Closing

Description

Ports

Input

`pixel` — Single image pixel
scalar

`ctrl` — Control signals associated with pixel stream
`pixelcontrol` bus

Output

`pixel` — Single output pixel
scalar

`ctrl` — Control signals associated with pixel stream
`pixelcontrol` bus

Parameters

`Neighborhood` — Pixel neighborhood
`ones(9,9)` (default) | vector or matrix of `1`s and `0`s

`Line buffer size` — Size of line memory buffer
`2048` (default) | positive integer

Algorithms

Latency

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

See Also

Topics

Vision HDL Toolbox Documentation

Support

Documentation

Grayscale Closing

Description

Ports

Input

pixel — Single image pixel scalar

ctrl — Control signals associated with pixel stream pixelcontrol bus

Output

pixel — Single output pixel scalar

ctrl — Control signals associated with pixel stream pixelcontrol bus

Parameters

Neighborhood — Pixel neighborhood ones(9,9) (default) | vector or matrix of 1s and 0s

Line buffer size — Size of line memory buffer 2048 (default) | positive integer

Algorithms

Latency

Extended Capabilities

C/C++ Code Generation Generate C and C++ code using Simulink® Coder™.

HDL Code Generation Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

See Also

Topics

Vision HDL Toolbox Documentation

Support

`pixel` — Single image pixel
scalar

`ctrl` — Control signals associated with pixel stream
`pixelcontrol` bus

`pixel` — Single output pixel
scalar

`ctrl` — Control signals associated with pixel stream
`pixelcontrol` bus

`Neighborhood` — Pixel neighborhood
`ones(9,9)` (default) | vector or matrix of `1`s and `0`s

`Line buffer size` — Size of line memory buffer
`2048` (default) | positive integer

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.