Specify the name for the generated clock enable output port as a character vector.
Default:
ce_out
A clock enable output is generated when the design requires one.
Property:
ClockEnableOutputPort |
| Type: character vector |
Default:
'ce_out' |
To set this property, use hdlset_param or makehdl. To view the property value, use hdlget_param.